Tierce: Observability-Driven Tiered Memory Management for Colocated Workloads
Hanchen Xu, Berkay Inceisci, Hao Li, Zhenyu Zhang, Huaicheng Li
Abstract
Tiered memory systems rely on hardware signals to estimate page criticality and decide which pages should remain in fast memory. Colocation corrupts these estimates at two points: shared LLC interference changes whether accesses reach memory, and downstream memory contention changes their stall cost. Both effects blend colocated workloads' behavior into shared page-criticality estimates, creating a fundamental observability gap for tiered memory management.
We present Tierce, an observability substrate for colocated tiered memory. Tierce estimates workload-local exposed stall by measuring per-workload memory-level parallelism and scoring pages by realized access latency. It bounds LLC interference with explicit cache-way allocation. Across 8 colocated pairs that run four foreground workloads against a bandwidth-intensive and a bursty, phase-varying co-runner, Tierce outperforms PACT, the best prior art, on every pair, by 2.2% to 12.6%.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 39d45977-24d4-46b5-b2ac-3be04ee07839Builds on29
- Pond: CXL-Based Memory Pooling Systems for Cloud PlatformsHuaicheng Li, Daniel S. Berger, Lisa Hsu, Daniel Ernst et al.ASPLOS 2023 · 328 citations
- TPP: Transparent Page Placement for CXL-Enabled Tiered-MemoryHasan Al Maruf, Hao Wang, Abhishek Dhanotia, Johannes Weiner et al.ASPLOS 2023 · 255 citations
- AIFM: High-Performance, Application-Integrated Far MemoryZhenyuan Ruan, Malte Schwarzkopf, Marcos K. Aguilera, Adam BelayOSDI 2020 · 224 citations
- Effectively Prefetching Remote Memory with LeapHasan Al Maruf, Mosharaf ChowdhuryUSENIX ATC 2020 · 186 citations
- Demystifying CXL Memory with Genuine CXL-Ready Systems and DevicesYan Sun, Yifan Yuan, Zeduo Yu, Reese Kuper et al.MICRO 2023 · 133 citations
Related papers
- PACT: A Criticality-First Design for Tiered MemoryHamid Hadian, Jinshu Liu, Hanchen Xu, Hansen Idden et al.ASPLOS 2026 · 2 citations
- Tiered Memory Management: Access Latency is the Key!Midhul Vuppalapati, Rachit AgarwalSOSP 2024 · 22 citations
- Tiered Memory Management Beyond HotnessJinshu Liu, Hamid Hadian, Hanchen Xu, Huaicheng LiOSDI 2025 · 13 citations
- Performance Predictability in Heterogeneous MemoryJinshu Liu, Hanchen Xu, Daniel S. Berger, Marcos K. Aguilera et al.ASPLOS 2026 · 1 citation
- Holmes: SMT Interference Diagnosis and CPU Scheduling for Job Co-locationAidi Pi, Xiaobo Zhou, Chengzhong XuHPDC 2022 · 11 citations
