Stay in your Lane: A NoC with Low-overhead Multi-packet Bypassing
Hossein Farrokhbakht, Paul V. Gratz, Tushar Krishna, Joshua San Miguel, Natalie D. Enright Jerger
Abstract
NoCs are over-provisioned with large virtual channels to provide deadlock freedom and performance improvement. This use of virtual channels leads to considerable power and area overhead. In this paper, we introduce a novel flow control, called FastFlow, to enhance performance and avoid both protocol-and network-level deadlocks with an impressive reduction in number of virtual channels compared to the state-of-the-art NoCs. FastPass promotes a packet to traverse the network bufferlessly; the packet bypasses the routers to reach its destination. During the traversals, the packet is guaranteed to make forward progress every cycle. As a result, such a packet cannot be blocked by congestion nor deadlock. Promoting more packets to FastPass will provide higher throughput. To this end, FastPass allows multiple packets to be upgraded as FastPass packets simultaneously. To avoid any collision between these packets, FastPass provides multiple pre-defined non-overlapping lanes. Each lane is allowed to propagate only one FastPass packet. In a timedivision multiplexed way, each router gets a chance to upgrade its packets to the FastPass packets and then transfer them via the pre-defined non-overlapping lanes. FastPass not only provides high throughput but also resolves both protocoland network-level deadlocks. Compared to the state-of-theart, FastPass presents a 1.8× increase in throughput for synthetic traffic, 46% improvement in average packet latency for real applications, and 40% reduction in power and area consumption. * Must use multiple VNs to avoid protocol-level deadlock. ** No full path diversity within the escape VC. *** DRAIN can work with no VNs; however, it requires a large amount of buffer which is non-minimal [13]. **** Cannot support adaptive routing. ***** As the network size increases, the time for detecting/resolving deadlock increases.
• FastFlow: A new flow control scheme allowing
FastPass-Packets to make forward progress bufferlessly every cycle regardless of credit availability.
• Regular Pass: A credit-based flow control which is used when packets do not use the FastFlow control.
• Regular Packets: Packets using regular pass to make forward progress.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 2f6f46b0-a079-41db-a4d8-7a5b25ae777eCited by top-tier papers2
- Determining the Minimum Number of Virtual Networks for Different Coherence ProtocolsWeihang Li, Andrés Goens, Nicolai Oswald, Vijay Nagarajan et al.ISCA 2024 · 5 citations
- WATOS: Efficient LLM Training Strategies and Architecture Co-Exploration for Wafer-Scale ChipHuizheng Wang, Zichuan Wang, Hongbin Wang, Jingxiang Hou et al.HPCA 2026 · 2 citations
Builds on3
- DRAIN: Deadlock Removal for Arbitrary Irregular NetworksMayank Parasar, Hossein Farrokhbakht, Natalie D. Enright Jerger, Paul V. Gratz et al.HPCA 2020 · 34 citations
- Pitstop: Enabling a Virtual Network Free Network-on-ChipHossein Farrokhbakht, Henry Kao, Kamran Hasan, Paul V. Gratz et al.HPCA 2021 · 29 citations
- SEEC: stochastic escape express channelMayank Parasar, Natalie D. Enright Jerger, Paul V. Gratz, Joshua San Miguel et al.SC 2021 · 15 citations
Related papers
- FastTrackNoC: A NoC with FastTrack Router DatapathsAhsen Ejaz, Ioannis SourdisHPCA 2022 · 4 citations
- Topology Agnostic Virtual Channel Assignment and Protocol Level Deadlock Avoidance in a Network-on-ChipAnup Gangwar, Ravishankar Sreedharan, Ambica Prasad, Nitin Kumar Agarwal et al.DAC 2021 · 7 citations
- VVQ: Virtualizing Virtual Channel for Cost-Efficient Protocol Deadlock AvoidanceHans Kasan, John KimHPCA 2023 · 3 citations
- Upward Packet Popup for Deadlock Freedom in Modular Chiplet-Based SystemsYibo Wu, Liang Wang, Xiaohang Wang, Jie Han et al.HPCA 2022 · 28 citations
- Ring Road: A Scalable Polar-Coordinate-based 2D Network-on-Chip ArchitectureYinxiao Feng, Wei Li, Kaisheng MaMICRO 2024 · 2 citations
