EMGraph: Fast Learning-Based Electromigration Analysis for Multi-Segment Interconnect Using Graph Convolution Networks
Wentian Jin, Liang Chen, Sheriff Sadiqbatcha, Shaoyi Peng, Sheldon X.-D. Tan
Abstract
Electromigration (EM) becomes a major concern for VLSI circuits as the technology advances in the nanometer regime. With Korhonen equations, EM assessment for VLSI circuits remains challenged due to the increasing integrated density. VLSI multisegment interconnect trees can be naturally viewed as graphs. Based on this observation, we propose a new graph convolution network (GCN) model, which is called EMGraph considering both node and edge embedding features, to estimate the transient EM stress of interconnect trees. Compared with recently proposed generative adversarial network (GAN) based stress image-generation method, EMGraph model can learn more transferable knowledge to predict stress distributions on new graphs without retraining via inductive learning. Trained on the large dataset, the model shows less than 1.5% averaged error compared to the ground truth results and is orders of magnitude faster than both COMSOL and state-of-the-art method. It also achieves smaller model size, accuracy and speedup over the GAN-based method.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 2d625207-fd72-4b8d-aae4-f5cd82127efeCited by top-tier papers2
- Graph-Transformer-based Surrogate Model for Accelerated Converter Circuit Topology DesignShaoze Fan, Haoshu Lu, Shun Zhang, Ningyuan Cao et al.DAC 2024 · 9 citations
- Worst-case dynamic power distribution network noise prediction using convolutional neural networkXiao Dong, Yufei Chen, Xunzhao Yin, Cheng ZhuoDAC 2022 · 6 citations
Related papers
- A New, Computationally Efficient "Blech Criterion" for Immortality in General InterconnectsMohammad Abdullah Al Shohel, Vidya A. Chhabria, Sachin S. SapatnekarDAC 2021 · 17 citations
- SyncTREE: Fast Timing Analysis for Integrated Circuit Design through a Physics-informed Tree-based Graph Neural NetworkYuting Hu, Jiajie Li, Florian Klemme, Gi-Joon Nam et al.NeurIPS 2023 · 12 citations
- Versatile Multi-stage Graph Neural Network for Circuit RepresentationShuwen Yang, Zhihao Yang, Dong Li, Yingxue Zhang et al.NeurIPS 2022 · 72 citations
- NetGAN without GAN: From Random Walks to Low-Rank ApproximationsLuca Rendsburg, Holger Heidrich, Ulrike von LuxburgICML 2020 · 26 citations
- Graph Learning-based Fault Criticality Analysis for Enhancing Functional Safety of E/E SystemsSanjay Das, Shamik Kundu, Pooja Madhusoodhanan, Viswanathan Pillai Prasanth et al.DAC 2024 · 8 citations
