Sockeye: Bug-finding and proofs for platform configurations and hardware based on reference manuals
Ben Fiedler, Sedan Abdelgawad, Teymour Aldridge, Viktor Fukala, Jan Häussermann, Gamal Hassan, Lars Leuthold, Konstantin Lucny, Max Wierse, Samuel Gruetter, Timothy Roscoe
Abstract
The ever increasing complexity of hardware platforms poses a challenge to systems programmers. Correctly programming a multitude of components, providing functionality and security, is difficult: semantics of individual units are described in prose, underspecified, and prone to inaccuracies. Rigorous statements about platform security are often impossible.
We are the first to address this problem for closed-source hardware platforms, by introducing a domain-specific language to formally describe hardware semantics based on hardware-reference manuals, assumptions about software behavior, and desired security properties. We demonstrate the practicality of our approach by creating machine-readable specifications for a diverse set of eight platforms from their reference manuals, and formally proving their (in-)security. In addition to security proofs about memory confidentiality and integrity, we discover a handful of documentation errors. Finally, our analysis also revealed a vulnerability on a realworld server chip, which was confirmed by the vendor to apply to a wide family of deployed network appliances. Our tooling offers system integrators a way of formally describing security properties for whole platforms, and the means to find counterexamples, or proving them correct.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 2cb711f2-f0d3-4f5e-8638-0eb49c40cb4cBuilds on7
- LibAFL: A Framework to Build Modular and Reusable FuzzersAndrea Fioraldi, Dominik Christian Maier, Dongjia Zhang, Davide BalzarottiCCS 2022 · 71 citations
- Design and Verification of the Arm Confidential Compute ArchitectureXupeng Li, Xuheng Li, Christoffer Dall, Ronghui Gu et al.OSDI 2022 · 60 citations
- Pensieve: Microarchitectural Modeling for Security EvaluationYuheng Yang, Thomas Bourgeat, Stella Lau, Mengjia YanISCA 2023 · 23 citations
- Cerberus: A Formal Approach to Secure and Efficient Enclave Memory SharingDayeol Lee, Kevin Cheang, Alexander Thomas, Catherine Lu et al.CCS 2022 · 11 citations
- A Formal Approach to Confidentiality Verification in SoCs at the Register Transfer LevelJohannes Müller, Mohammad Rahmani Fadiheh, Anna Lena Duque Antón, Thomas Eisenbarth et al.DAC 2021 · 11 citations
Related papers
- NSPG: Natural language Processing-based Security Property Generator for Hardware Security AssuranceXingyu Meng, Amisha Srivastava, Ayush Arunachalam, Avik Ray et al.DAC 2024 · 7 citations
- Lifting Micro-Update Models from RTL for Formal Security AnalysisAdwait Godbole, Kevin Cheang, Yatin A. Manerkar, Sanjit A. SeshiaASPLOS 2024 · 3 citations
- VeriSketch: Synthesizing Secure Hardware Designs with Timing-Sensitive Information Flow PropertiesArmaiti Ardeshiricham, Yoshiki Takashima, Sicun Gao, Ryan KastnerCCS 2019 · 19 citations
- The Simulation Semantics of Synthesisable VerilogAndreas LööwOOPSLA 2025 · 4 citations
- SpecVerilog: Adapting Information Flow Control for Secure SpeculationDrew Zagieboylo, Charles Sherk, Andrew C. Myers, G. Edward SuhCCS 2023 · 2 citations
