NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators
David Trilla, John-David Wellman, Alper Buyuktosunoglu, Pradip Bose
Abstract
Accelerators provide an increasingly valuable source of performance in modern computing systems. In most cases, accelerators are implemented as stand-alone, offload engines to which the processor can send large computation tasks. For many edge devices, as performance needs increase accelerators become essential, but the tight constraints on these devices limit the extent to which offload engines can be incorporated. An alternative is inline accelerators, which can be integrated as part of the core and provide performance with much smaller start-up times and area overheads. While inline accelerators allow greater flexibility in the interface and acceleration of finer grain code, determining good inline candidate accelerators is non-trivial. In this paper, we present NOVIA, a framework to derive inline accelerators by examining the workload source code and identifying inline accelerator candidates that provide benefits across many different regions of the workload. These NOVIA-derived accelerators are then integrated into an embedded core. For this core, NOVIA produces inline accelerators that improve the performance of various benchmark suites like EEMBC Autobench 2.0 and Mediabench by 1.37x with only a 3% core area increase.
Ask about this paper
Ask your agent about it.
Lune has read the top-tier papers around this one, so every answer names the papers it rests on.
Your agent calls
Lunesearch_papers
Free to start. No credit card required.
Terminal
Install the CLIlune papers get 27aac023-dd36-4c07-a578-19fc3aa25becCited by top-tier papers1
Ask how each one uses itRelated papers
- FReaC Cache: Folded-logic Reconfigurable Computing in the Last Level CacheAshutosh Dhar, Xiaohao Wang, Hubertus Franke, Jinjun Xiong et al.MICRO 2020 · 4 citations
- ATX: Accelerator Task ExtensionsGerasimos Gerogiannis, Stijn Eyerman, Josep Torrellas, Wim HeirmanISCA 2026
- VWR2A: a very-wide-register reconfigurable-array architecture for low-power embedded devicesBenoît W. Denkinger, Miguel Peón-Quirós, Mario Konijnenburg, David Atienza et al.DAC 2022 · 12 citations
- NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End PerformanceTianyu Jia, Yuhao Ju, Russ Joseph, Jie GuMICRO 2020 · 21 citations
- Shared Memory-contention-aware Concurrent DNN Execution for Diversely Heterogeneous System-on-ChipsIsmet Dagli, Mehmet E. BelviranliPPoPP 2024 · 18 citations
