TAIDL: Tensor Accelerator ISA Definition Language with Auto-generation of Scalable Test Oracles

With the increasing importance of deep learning workloads, many hardware accelerators have been proposed in both academia and industry.However, software tooling for the vast majority of them does not exist compared to the software ecosystem and innovations proposed for established platforms such as CPUs and GPUs.We observed that the lack of well-defined hardware-software interfaces and correctness testing tools like fast and scalable test oracles (also known as functional simulators) act as significant barriers to adopting these emerging accelerators in the software community.These interfaces and tools are essential in building software such as retargetable compilers and optimized kernels.To bridge these gaps, we first present TAIDL, an instruction specification language that provides novel constructs to describe the instruction set architectures (ISAs) of tensor accelerators.Next, given ISA definitions in TAIDL, we introduce techniques to automatically generate fast and scalable test oracles for diverse sets of accelerators, which are needed for testing software correctness of code that targets pre-silicon hardware designs.Automated generation of such tools reduces the burden on hardware architects and the repeated development efforts required across different accelerator platforms.Further, our techniques allow us to execute these simulators on GPUs, leading to highly scalable simulations.To demonstrate the expressivity of TAIDL, we instantiated several tensor accelerator ISAs with different compute capabilities and memory hierarchies.Further, we show that test oracles generated using TAIDL definitions are orders of magnitude faster and more scalable than existing instruction-level functional simulators, making them suitable for integration into software development cycles.