RefinedProsa: Connecting Response-Time Analysis with C Verification for Interrupt-Free Schedulers
Kimaya Bedarkar, Laila Elbeheiry, Michael Sammler, Lennard Gäher, Björn B. Brandenburg, Derek Dreyer, Deepak Garg
Abstract
There has been a recent upsurge of interest in formal, machine-checked verification of timing guarantees for C implementations of real-time system schedulers. However, prior work has only considered tick-based schedulers, which enjoy a clearly defined notion of time: the time “quantum”. In this work, we present a new approach to real-time systems verification for interrupt-free schedulers , which are commonly used in deeply embedded and resource-constrained systems but which do not enjoy a natural notion of periodic time. Our approach builds on and connects two recently developed Rocq-based systems—RefinedC (for foundational C verification) and Prosa (for verified response-time analysis)—adapting the former to reason about timed traces and the latter to reason about overheads. We apply the resulting system, which we call RefinedProsa , to verify Rössl, a simple yet representative, fixed-priority, non-preemptive, interrupt-free scheduler implemented in C.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 117a3ba2-3cb5-4f19-a8bb-90436b4032c3Builds on6
- RefinedC: automating the foundational verification of C code with refined ownership typesMichael Sammler, Rodolphe Lepigre, Robbert Krebbers, Kayvan Memarian et al.PLDI 2021 · 83 citations
- Islaris: verification of machine code against authoritative ISA semanticsMichael Sammler, Angus Hammond, Rodolphe Lepigre, Brian Campbell et al.PLDI 2022 · 28 citations
- Virtual timeline: a formal abstraction for verifying preemptive schedulers with temporal isolationMengqi Liu, Lionel Rieg, Zhong Shao, Ronghui Gu et al.POPL 2020 · 17 citations
- From Intuition to Coq: A Case Study in Verified Response-Time Analysis 1 of FIFO SchedulingKimaya Bedarkar, Mariam Vardishvili, Sergey Bozhko, Marco Maida et al.RTSS 2022 · 9 citations
- VeriRT: An End-to-End Verification Framework for Real-Time Distributed SystemsYoonseung Kim, Sung-Hwan Lee, Yonghyun Kim, Chung-Kil HurPOPL 2025 · 2 citations
Related papers
- Revamping Verilog Semantics for Foundational VerificationJoonwon Choi, Jaewoo Kim, Jeehoon KangOOPSLA 2025 · 1 citation
- PEARTS: Provable Execution in Real-Time Embedded SystemsAntonio Joia Neto, Norrathep Rattanavipanon, Ivan De Oliveira NunesS&P 2025
- Verifying SystemC TLM peripherals using modern C++ symbolic execution toolsPascal Pieper, Vladimir Herdt, Daniel Große, Rolf DrechslerDAC 2022 · 9 citations
- Accelerating Timing Specification Verification of Interrupt-Driven Real-Time SystemsYufei Shi, Longlong Lu, Minxue Pan, Xuandong LiRTSS 2025
- Provable multicore schedulers with Ipanema: application to work conservationBaptiste Lepers, Redha Gouicem, Damien Carver, Jean-Pierre Lozi et al.EuroSys 2020 · 18 citations
