SSRESF: Sensitivity-aware Single-particle Radiation Effects Simulation Framework in SoC Platforms based on SVM Algorithm
Meng Liu, Shuai Li, Fei Xiao, Ruijie Wang, Chunxue Liu, Liang Wang
Abstract
The ever-expanding scale of integrated circuits has brought about a significant rise in the design risks associated with radiation-resistant integrated circuit chips. Traditional single-particle experimental methods, with their iterative design approach, are increasingly ill-suited for the challenges posed by large-scale integrated circuits. In response, this article introduces a novel sensitivity-aware single-particle radiation effects simulation framework tailored for System-on-Chip platforms. Based on SVM algorithm we have implemented fast finding and classification of sensitive circuit nodes. Additionally, the methodology automates soft error analysis across the entire software stack. The study includes practical experiments focusing on RISC-V architecture, encompassing core components, buses, and memory systems. It culminates in the establishment of databases for Single Event Upsets (SEU) and Single Event Transients (SET), showcasing the practical efficacy of the proposed methodology in addressing radiation-induced challenges at the scale of contemporary integrated circuits. Experimental results have shown up to 12.78× speed-up on the basis of achieving 94.58% accuracy.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 0ae36b81-0cb1-4269-ab26-4a09bb0e11ceBuilds on4
- Characterizing and Mitigating Soft Errors in GPU DRAMMichael B. Sullivan, Nirmal R. Saxena, Mike O'Connor, Donghyuk Lee et al.MICRO 2021 · 45 citations
- Featherweight Soft Error Resilience for GPUsYida Zhang, Changhee JungMICRO 2022 · 14 citations
- The Laplace Microarchitecture for Tracking Data Uncertainty and Its Implementation in a RISC-V ProcessorVasileios Tsoutsouras, Orestis Kaparounakis, Bilgesu Arif Bilgin, Chatura Samarakoon et al.MICRO 2021 · 5 citations
- SoftSNN: low-cost fault tolerance for spiking neural network accelerators under soft errorsRachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad ShafiqueDAC 2022 · 3 citations
Related papers
- SEM-latch: a lost-cost and high-performance latch design for mitigating soft errors in nanoscale CMOS processZhong-Li Tang, Chia-Wei Liang, Ming-Hsien Hsiao, Charles H.-P. WenDAC 2022 · 1 citation
- How accurately can soft error impact be estimated in black-box/white-box cases? - a case study with an edge AI SoC -Quan Cheng, Qiufeng Li, Longyang Lin, Wang Liao et al.DAC 2024 · 8 citations
- FIdelity: Efficient Resilience Analysis Framework for Deep Learning AcceleratorsYi He, Prasanna Balaprakash, Yanjing LiMICRO 2020 · 82 citations
- Impact of Voltage Scaling on Soft Errors Susceptibility of Multicore Server CPUsDimitris Agiakatsikas, George Papadimitriou, Vasileios Karakostas, Dimitris Gizopoulos et al.MICRO 2023 · 17 citations
- HTAG-eNN: Hardening Technique with AND Gates for Embedded Neural NetworksWilfread Guillemé, Angeliki Kritikakou, Youri Helen, Cédric Killian et al.DAC 2024 · 4 citations
