HTVM: Efficient Neural Network Deployment On Heterogeneous TinyML Platforms
Josse Van Delm, Maarten Vandersteegen, Alessio Burrello, Giuseppe Maria Sarda, Francesco Conti, Daniele Jahier Pagliari, Luca Benini, Marian Verhelst
Abstract
Optimal deployment of deep neural networks (DNNs) on state-of-the-art Systems-on-Chips (SoCs) is crucial for tiny machine learning (TinyML) at the edge. The complexity of these SoCs makes deployment non-trivial, as they typically contain multiple heterogeneous compute cores with limited, programmer-managed memory to optimize latency and energy efficiency. We propose HTVM – a compiler that merges TVM with DORY to maximize the utilization of heterogeneous accelerators and minimize data movements. HTVM allows deploying the MLPerf™ Tiny suite on DIANA, an SoC with a RISC-V CPU, and digital and analog compute-in-memory AI accelerators, at 120x improved performance over plain TVM deployment.
Ask about this paper
Your agent reads all of it.
Lune indexed this paper to the last equation, along with the top-tier papers that cite it. Ask a question and the answer quotes them.
Your agent calls
Luneget_paper_fulltext
Free to start. No credit card required.
Terminal
Install the CLIlune papers fulltext 062dc4b9-775b-40ed-bcbb-bf05ce72f9d8Cited by top-tier papers1
Ask how each one uses itBuilds on2
- Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack IntegrationHasan Genc, Seah Kim, Alon Amid, Ameer Haj-Ali et al.DAC 2021 · 325 citations
- AxoNN: energy-aware execution of neural network inference on multi-accelerator heterogeneous SoCsIsmet Dagli, Alexander Cieslewicz, Jedidiah McClurg, Mehmet E. BelviranliDAC 2022 · 38 citations
Related papers
- DEX: Data Channel Extension for Efficient CNN Inference on Tiny AI AcceleratorsTaesik Gong, Fahim Kawsar, Chulhong MinNeurIPS 2024 · 8 citations
- SPARK: An Efficient Hybrid Acceleration Architecture with Run-Time Sparsity-Aware Scheduling for TinyML LearningMingxuan Li, Qinzhe Zhi, Yanchi Dong, Le Ye et al.DAC 2024 · 2 citations
- NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End PerformanceTianyu Jia, Yuhao Ju, Russ Joseph, Jie GuMICRO 2020 · 21 citations
- An Efficient Hybrid Vision Transformer for Tinyml ApplicationsFanhong Zeng, Huanan Li, Juntao Guan, Rui Fan et al.ICCV 2025 · 5 citations
- DyCL: Dynamic Neural Network Compilation Via Program Rewriting and Graph OptimizationSimin Chen, Shiyi Wei, Cong Liu, Wei YangISSTA 2023 · 11 citations
